Static Timing Analysis

Project : SpectrumAnalyzer
Build Time : 08/01/14 09:26:17
Device : CY8C4245AXI-483
Temperature : -40C - 85C
VDDA : 3.30
VDDD : 3.30
Voltage : 3.3
Expand All | Collapse All | Show All Paths | Hide All Paths
+ Timing Violation Section
No Timing Violations
+ Clock Summary Section
Clock Domain Nominal Frequency Required Frequency Maximum Frequency Violation
ADC_SAR_intClock(FFB) ADC_SAR_intClock(FFB) 3.000 MHz 3.000 MHz N/A
Clock_1(FFB) Clock_1(FFB) 24.000 MHz 24.000 MHz N/A
CyHFCLK CyHFCLK 48.000 MHz 48.000 MHz N/A
Clock_1 CyHFCLK 24.000 MHz 24.000 MHz 50.736 MHz
ADC_SAR_intClock CyHFCLK 3.000 MHz 3.000 MHz N/A
CyILO CyILO 32.000 kHz 32.000 kHz N/A
CyIMO CyIMO 48.000 MHz 48.000 MHz N/A
CyLFCLK CyLFCLK 32.000 kHz 32.000 kHz N/A
CySYSCLK CySYSCLK 48.000 MHz 48.000 MHz N/A
+ Register to Register Section
+ Setup Subsection
Path Delay Requirement : 41.6667ns(24 MHz)
Source Destination FMax Delay (ns) Slack (ns) Violation
\PWM_2500Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb \PWM_2500Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_2 50.736 MHz 19.710 21.957
Type Location Fanout Instance/Net Source Dest Delay (ns)
datapathcell3 U(1,1) 1 \PWM_2500Hz:PWMUDB:sP8:pwmdp:u0\ \PWM_2500Hz:PWMUDB:sP8:pwmdp:u0\/clock \PWM_2500Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb 3.850
datapathcell3 U(1,1) 1 \PWM_2500Hz:PWMUDB:sP8:pwmdp:u0\ \PWM_2500Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb \PWM_2500Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_2 4.340
datapathcell3 U(1,1) 1 \PWM_2500Hz:PWMUDB:sP8:pwmdp:u0\ SETUP 11.520
Clock Skew 0.000
\PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb \PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_2 51.062 MHz 19.584 22.083
Type Location Fanout Instance/Net Source Dest Delay (ns)
datapathcell4 U(1,0) 1 \PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\ \PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\/clock \PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb 3.850
datapathcell4 U(1,0) 1 \PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\ \PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb \PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_2 4.214
datapathcell4 U(1,0) 1 \PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\ SETUP 11.520
Clock Skew 0.000
\PWM_1000Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb \PWM_1000Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_2 56.641 MHz 17.655 24.012
Type Location Fanout Instance/Net Source Dest Delay (ns)
datapathcell1 U(0,1) 1 \PWM_1000Hz:PWMUDB:sP8:pwmdp:u0\ \PWM_1000Hz:PWMUDB:sP8:pwmdp:u0\/clock \PWM_1000Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb 3.850
datapathcell1 U(0,1) 1 \PWM_1000Hz:PWMUDB:sP8:pwmdp:u0\ \PWM_1000Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb \PWM_1000Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_2 2.285
datapathcell1 U(0,1) 1 \PWM_1000Hz:PWMUDB:sP8:pwmdp:u0\ SETUP 11.520
Clock Skew 0.000
\PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_2 56.841 MHz 17.593 24.074
Type Location Fanout Instance/Net Source Dest Delay (ns)
datapathcell2 U(0,0) 1 \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\ \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\/clock \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb 3.850
datapathcell2 U(0,0) 1 \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\ \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_2 2.223
datapathcell2 U(0,0) 1 \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\ SETUP 11.520
Clock Skew 0.000
\PWM_2500Hz:PWMUDB:runmode_enable\/q \PWM_2500Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_1 66.317 MHz 15.079 26.588
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell14 U(1,1) 1 \PWM_2500Hz:PWMUDB:runmode_enable\ \PWM_2500Hz:PWMUDB:runmode_enable\/clock_0 \PWM_2500Hz:PWMUDB:runmode_enable\/q 1.250
Route 1 \PWM_2500Hz:PWMUDB:runmode_enable\ \PWM_2500Hz:PWMUDB:runmode_enable\/q \PWM_2500Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_1 2.309
datapathcell3 U(1,1) 1 \PWM_2500Hz:PWMUDB:sP8:pwmdp:u0\ SETUP 11.520
Clock Skew 0.000
\PWM_1000Hz:PWMUDB:runmode_enable\/q \PWM_1000Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_1 66.348 MHz 15.072 26.595
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell7 U(0,1) 1 \PWM_1000Hz:PWMUDB:runmode_enable\ \PWM_1000Hz:PWMUDB:runmode_enable\/clock_0 \PWM_1000Hz:PWMUDB:runmode_enable\/q 1.250
Route 1 \PWM_1000Hz:PWMUDB:runmode_enable\ \PWM_1000Hz:PWMUDB:runmode_enable\/q \PWM_1000Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_1 2.302
datapathcell1 U(0,1) 1 \PWM_1000Hz:PWMUDB:sP8:pwmdp:u0\ SETUP 11.520
Clock Skew 0.000
\PWM_6250Hz:PWMUDB:runmode_enable\/q \PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_1 66.569 MHz 15.022 26.645
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell17 U(1,0) 1 \PWM_6250Hz:PWMUDB:runmode_enable\ \PWM_6250Hz:PWMUDB:runmode_enable\/clock_0 \PWM_6250Hz:PWMUDB:runmode_enable\/q 1.250
Route 1 \PWM_6250Hz:PWMUDB:runmode_enable\ \PWM_6250Hz:PWMUDB:runmode_enable\/q \PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_1 2.252
datapathcell4 U(1,0) 1 \PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\ SETUP 11.520
Clock Skew 0.000
\PWM_16000Hz:PWMUDB:runmode_enable\/q \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_1 66.653 MHz 15.003 26.664
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell11 U(0,0) 1 \PWM_16000Hz:PWMUDB:runmode_enable\ \PWM_16000Hz:PWMUDB:runmode_enable\/clock_0 \PWM_16000Hz:PWMUDB:runmode_enable\/q 1.250
Route 1 \PWM_16000Hz:PWMUDB:runmode_enable\ \PWM_16000Hz:PWMUDB:runmode_enable\/q \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_1 2.233
datapathcell2 U(0,0) 1 \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\ SETUP 11.520
Clock Skew 0.000
\PWM_1000Hz:PWMUDB:final_kill_reg\/q \PWM_2500Hz:PWMUDB:genblk8:stsreg\/status_5 83.160 MHz 12.025 29.642
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell5 U(0,0) 1 \PWM_1000Hz:PWMUDB:final_kill_reg\ \PWM_1000Hz:PWMUDB:final_kill_reg\/clock_0 \PWM_1000Hz:PWMUDB:final_kill_reg\/q 1.250
Route 1 \PWM_1000Hz:PWMUDB:final_kill_reg\ \PWM_1000Hz:PWMUDB:final_kill_reg\/q \PWM_1000Hz:PWMUDB:status_5\/main_0 2.224
macrocell9 U(0,0) 1 \PWM_1000Hz:PWMUDB:status_5\ \PWM_1000Hz:PWMUDB:status_5\/main_0 \PWM_1000Hz:PWMUDB:status_5\/q 3.350
Route 1 \PWM_1000Hz:PWMUDB:status_5\ \PWM_1000Hz:PWMUDB:status_5\/q \PWM_2500Hz:PWMUDB:genblk8:stsreg\/status_5 3.631
statusicell3 U(1,1) 1 \PWM_2500Hz:PWMUDB:genblk8:stsreg\ SETUP 1.570
Clock Skew 0.000
\PWM_1000Hz:PWMUDB:final_kill_reg\/q \PWM_1000Hz:PWMUDB:genblk8:stsreg\/status_5 83.174 MHz 12.023 29.644
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell5 U(0,0) 1 \PWM_1000Hz:PWMUDB:final_kill_reg\ \PWM_1000Hz:PWMUDB:final_kill_reg\/clock_0 \PWM_1000Hz:PWMUDB:final_kill_reg\/q 1.250
Route 1 \PWM_1000Hz:PWMUDB:final_kill_reg\ \PWM_1000Hz:PWMUDB:final_kill_reg\/q \PWM_1000Hz:PWMUDB:status_5\/main_0 2.224
macrocell9 U(0,0) 1 \PWM_1000Hz:PWMUDB:status_5\ \PWM_1000Hz:PWMUDB:status_5\/main_0 \PWM_1000Hz:PWMUDB:status_5\/q 3.350
Route 1 \PWM_1000Hz:PWMUDB:status_5\ \PWM_1000Hz:PWMUDB:status_5\/q \PWM_1000Hz:PWMUDB:genblk8:stsreg\/status_5 3.629
statusicell1 U(0,1) 1 \PWM_1000Hz:PWMUDB:genblk8:stsreg\ SETUP 1.570
Clock Skew 0.000
+ Hold Subsection
Source Destination Slack (ns) Violation
\PWM_6250Hz:PWMUDB:status_0\/q \PWM_6250Hz:PWMUDB:genblk8:stsreg\/status_0 1.498
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell18 U(1,0) 1 \PWM_6250Hz:PWMUDB:status_0\ \PWM_6250Hz:PWMUDB:status_0\/clock_0 \PWM_6250Hz:PWMUDB:status_0\/q 1.250
Route 1 \PWM_6250Hz:PWMUDB:status_0\ \PWM_6250Hz:PWMUDB:status_0\/q \PWM_6250Hz:PWMUDB:genblk8:stsreg\/status_0 2.248
statusicell4 U(1,0) 1 \PWM_6250Hz:PWMUDB:genblk8:stsreg\ HOLD -2.000
Clock Skew 0.000
\PWM_16000Hz:PWMUDB:status_0\/q \PWM_16000Hz:PWMUDB:genblk8:stsreg\/status_0 1.512
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell12 U(0,0) 1 \PWM_16000Hz:PWMUDB:status_0\ \PWM_16000Hz:PWMUDB:status_0\/clock_0 \PWM_16000Hz:PWMUDB:status_0\/q 1.250
Route 1 \PWM_16000Hz:PWMUDB:status_0\ \PWM_16000Hz:PWMUDB:status_0\/q \PWM_16000Hz:PWMUDB:genblk8:stsreg\/status_0 2.262
statusicell2 U(0,0) 1 \PWM_16000Hz:PWMUDB:genblk8:stsreg\ HOLD -2.000
Clock Skew 0.000
\PWM_2500Hz:PWMUDB:status_0\/q \PWM_2500Hz:PWMUDB:genblk8:stsreg\/status_0 1.557
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell15 U(1,1) 1 \PWM_2500Hz:PWMUDB:status_0\ \PWM_2500Hz:PWMUDB:status_0\/clock_0 \PWM_2500Hz:PWMUDB:status_0\/q 1.250
Route 1 \PWM_2500Hz:PWMUDB:status_0\ \PWM_2500Hz:PWMUDB:status_0\/q \PWM_2500Hz:PWMUDB:genblk8:stsreg\/status_0 2.307
statusicell3 U(1,1) 1 \PWM_2500Hz:PWMUDB:genblk8:stsreg\ HOLD -2.000
Clock Skew 0.000
\PWM_1000Hz:PWMUDB:status_0\/q \PWM_1000Hz:PWMUDB:genblk8:stsreg\/status_0 1.564
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell8 U(0,1) 1 \PWM_1000Hz:PWMUDB:status_0\ \PWM_1000Hz:PWMUDB:status_0\/clock_0 \PWM_1000Hz:PWMUDB:status_0\/q 1.250
Route 1 \PWM_1000Hz:PWMUDB:status_0\ \PWM_1000Hz:PWMUDB:status_0\/q \PWM_1000Hz:PWMUDB:genblk8:stsreg\/status_0 2.314
statusicell1 U(0,1) 1 \PWM_1000Hz:PWMUDB:genblk8:stsreg\ HOLD -2.000
Clock Skew 0.000
\PWM_16000Hz:PWMUDB:runmode_enable\/q \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_1 3.483
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell11 U(0,0) 1 \PWM_16000Hz:PWMUDB:runmode_enable\ \PWM_16000Hz:PWMUDB:runmode_enable\/clock_0 \PWM_16000Hz:PWMUDB:runmode_enable\/q 1.250
Route 1 \PWM_16000Hz:PWMUDB:runmode_enable\ \PWM_16000Hz:PWMUDB:runmode_enable\/q \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_1 2.233
datapathcell2 U(0,0) 1 \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\ HOLD 0.000
Clock Skew 0.000
\PWM_6250Hz:PWMUDB:prevCompare1\/q \PWM_6250Hz:PWMUDB:status_0\/main_0 3.483
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell16 U(1,0) 1 \PWM_6250Hz:PWMUDB:prevCompare1\ \PWM_6250Hz:PWMUDB:prevCompare1\/clock_0 \PWM_6250Hz:PWMUDB:prevCompare1\/q 1.250
Route 1 \PWM_6250Hz:PWMUDB:prevCompare1\ \PWM_6250Hz:PWMUDB:prevCompare1\/q \PWM_6250Hz:PWMUDB:status_0\/main_0 2.233
macrocell18 U(1,0) 1 \PWM_6250Hz:PWMUDB:status_0\ HOLD 0.000
Clock Skew 0.000
\PWM_16000Hz:PWMUDB:prevCompare1\/q \PWM_16000Hz:PWMUDB:status_0\/main_0 3.485
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell10 U(0,0) 1 \PWM_16000Hz:PWMUDB:prevCompare1\ \PWM_16000Hz:PWMUDB:prevCompare1\/clock_0 \PWM_16000Hz:PWMUDB:prevCompare1\/q 1.250
Route 1 \PWM_16000Hz:PWMUDB:prevCompare1\ \PWM_16000Hz:PWMUDB:prevCompare1\/q \PWM_16000Hz:PWMUDB:status_0\/main_0 2.235
macrocell12 U(0,0) 1 \PWM_16000Hz:PWMUDB:status_0\ HOLD 0.000
Clock Skew 0.000
\PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb \PWM_16000Hz:PWMUDB:genblk8:stsreg\/status_2 3.501
Type Location Fanout Instance/Net Source Dest Delay (ns)
datapathcell2 U(0,0) 1 \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\ \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\/clock \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb 3.270
Route 1 \PWM_16000Hz:PWMUDB:tc_i\ \PWM_16000Hz:PWMUDB:sP8:pwmdp:u0\/z0_comb \PWM_16000Hz:PWMUDB:genblk8:stsreg\/status_2 2.231
statusicell2 U(0,0) 1 \PWM_16000Hz:PWMUDB:genblk8:stsreg\ HOLD -2.000
Clock Skew 0.000
\PWM_6250Hz:PWMUDB:runmode_enable\/q \PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_1 3.502
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell17 U(1,0) 1 \PWM_6250Hz:PWMUDB:runmode_enable\ \PWM_6250Hz:PWMUDB:runmode_enable\/clock_0 \PWM_6250Hz:PWMUDB:runmode_enable\/q 1.250
Route 1 \PWM_6250Hz:PWMUDB:runmode_enable\ \PWM_6250Hz:PWMUDB:runmode_enable\/q \PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\/cs_addr_1 2.252
datapathcell4 U(1,0) 1 \PWM_6250Hz:PWMUDB:sP8:pwmdp:u0\ HOLD 0.000
Clock Skew 0.000
\PWM_2500Hz:PWMUDB:prevCompare1\/q \PWM_2500Hz:PWMUDB:status_0\/main_0 3.536
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell13 U(1,1) 1 \PWM_2500Hz:PWMUDB:prevCompare1\ \PWM_2500Hz:PWMUDB:prevCompare1\/clock_0 \PWM_2500Hz:PWMUDB:prevCompare1\/q 1.250
Route 1 \PWM_2500Hz:PWMUDB:prevCompare1\ \PWM_2500Hz:PWMUDB:prevCompare1\/q \PWM_2500Hz:PWMUDB:status_0\/main_0 2.286
macrocell15 U(1,1) 1 \PWM_2500Hz:PWMUDB:status_0\ HOLD 0.000
Clock Skew 0.000
+ Clock To Output Section
+ Clock_1
Source Destination Delay (ns)
Net_458/q P16KHz(0)_PAD 25.753
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell4 U(0,0) 1 Net_458 Net_458/clock_0 Net_458/q 1.250
Route 1 Net_458 Net_458/q P16KHz(0)/pin_input 6.083
iocell4 P2[7] 1 P16KHz(0) P16KHz(0)/pin_input P16KHz(0)/pad_out 18.420
Route 1 P16KHz(0)_PAD P16KHz(0)/pad_out P16KHz(0)_PAD 0.000
Clock Clock path delay 0.000
Net_445/q P6_25KHz(0)_PAD 22.297
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell3 U(1,0) 1 Net_445 Net_445/clock_0 Net_445/q 1.250
Route 1 Net_445 Net_445/q P6_25KHz(0)/pin_input 5.597
iocell9 P0[6] 1 P6_25KHz(0) P6_25KHz(0)/pin_input P6_25KHz(0)/pad_out 15.450
Route 1 P6_25KHz(0)_PAD P6_25KHz(0)/pad_out P6_25KHz(0)_PAD 0.000
Clock Clock path delay 0.000
Net_432/q P2_5KHz(0)_PAD 21.981
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell2 U(1,1) 1 Net_432 Net_432/clock_0 Net_432/q 1.250
Route 1 Net_432 Net_432/q P2_5KHz(0)/pin_input 6.081
iocell6 P3[1] 1 P2_5KHz(0) P2_5KHz(0)/pin_input P2_5KHz(0)/pad_out 14.650
Route 1 P2_5KHz(0)_PAD P2_5KHz(0)/pad_out P2_5KHz(0)_PAD 0.000
Clock Clock path delay 0.000
Net_419/q P1KHz(0)_PAD 21.903
Type Location Fanout Instance/Net Source Dest Delay (ns)
macrocell1 U(0,1) 1 Net_419 Net_419/clock_0 Net_419/q 1.250
Route 1 Net_419 Net_419/q P1KHz(0)/pin_input 5.573
iocell5 P3[0] 1 P1KHz(0) P1KHz(0)/pin_input P1KHz(0)/pad_out 15.080
Route 1 P1KHz(0)_PAD P1KHz(0)/pad_out P1KHz(0)_PAD 0.000
Clock Clock path delay 0.000
+ Clock_1(FFB)
Source Destination Delay (ns)
\PWM_63Hz:cy_m0s8_tcpwm_1\/line_out P63(0)_PAD 21.448
Type Location Fanout Instance/Net Source Dest Delay (ns)
m0s8tcpwmcell F(TCPWM,3) 1 \PWM_63Hz:cy_m0s8_tcpwm_1\ \PWM_63Hz:cy_m0s8_tcpwm_1\/clock \PWM_63Hz:cy_m0s8_tcpwm_1\/line_out 0.000
Route 1 Net_470 \PWM_63Hz:cy_m0s8_tcpwm_1\/line_out P63(0)/pin_input 2.938
iocell8 P2[6] 1 P63(0) P63(0)/pin_input P63(0)/pad_out 18.510
Route 1 P63(0)_PAD P63(0)/pad_out P63(0)_PAD 0.000
Clock Clock path delay 0.000
\PWM_400Hz:cy_m0s8_tcpwm_1\/line_out P400(0)_PAD 17.900
Type Location Fanout Instance/Net Source Dest Delay (ns)
m0s8tcpwmcell F(TCPWM,2) 1 \PWM_400Hz:cy_m0s8_tcpwm_1\ \PWM_400Hz:cy_m0s8_tcpwm_1\/clock \PWM_400Hz:cy_m0s8_tcpwm_1\/line_out 0.000
Route 1 Net_514 \PWM_400Hz:cy_m0s8_tcpwm_1\/line_out P400(0)/pin_input 1.000
iocell7 P3[4] 1 P400(0) P400(0)/pin_input P400(0)/pad_out 16.900
Route 1 P400(0)_PAD P400(0)/pad_out P400(0)_PAD 0.000
Clock Clock path delay 0.000
\PWM_160Hz:cy_m0s8_tcpwm_1\/line_out P160(0)_PAD 16.814
Type Location Fanout Instance/Net Source Dest Delay (ns)
m0s8tcpwmcell F(TCPWM,1) 1 \PWM_160Hz:cy_m0s8_tcpwm_1\ \PWM_160Hz:cy_m0s8_tcpwm_1\/clock \PWM_160Hz:cy_m0s8_tcpwm_1\/line_out 0.000
Route 1 Net_481 \PWM_160Hz:cy_m0s8_tcpwm_1\/line_out P160(0)/pin_input 2.594
iocell3 P3[6] 1 P160(0) P160(0)/pin_input P160(0)/pad_out 14.220
Route 1 P160(0)_PAD P160(0)/pad_out P160(0)_PAD 0.000
Clock Clock path delay 0.000